

# PRELIMINARY

# CY2XF24

High Performance LVPECL Oscillator with Frequency Margining - I<sup>2</sup>C Control


## Features

- Low Jitter Crystal Oscillator (XO)
- Less than 1ps Typical RMS Phase Jitter
- Differential LVPECL Output
- Output Frequency from 50 MHz to 690 MHz
- Frequency Margining through I<sup>2</sup>C Bus
- Factory Configured or Field Programmable
- Integrated Phase-Locked Loop (PLL)
- Pb-Free Package: 5.0 x 3.2 mm LCC
- Supply Voltage: 3.3V or 2.5V
- Commercial and Industrial Temperature Ranges

# **Functional Description**


The CY2XF24 is a high performance and high frequency Crystal Oscillator (XO). It uses a Cypress proprietary low noise PLL to synthesize the frequency from an integrated crystal. The output frequency can be changed using the I<sup>2</sup>C Bus serial interface, allowing easy frequency margin testing in applications.

The CY2XF24 is available as a factory configured device or as a field programmable device.



## Pinouts

#### Figure 1. Pin Diagram - 6 Pin Ceramic LCC



## Table 1. Pin Definitions - 6 Pin Ceramic LCC

Pin	Name	I/O Type	Description
1	SDA	I/O	I <sup>2</sup> C Serial Data
2	SCLK	CMOS Input	I <sup>2</sup> C Serial Clock
4, 5	CLK, CLK#	LVPECL Output	Differential Output Clock
6	VDD	Power	Supply Voltage: 2.5V or 3.3V
3	VSS	Power	Ground

٠

198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Revised June 15, 2009



# **Functional Description**

The CY2XF24 is a phase locked loop (PLL) based high performance clock generator. It uses an internal crystal oscillator as a reference, and outputs one differential LVPECL clock. It has an  $I^2C$  Bus serial interface<sup>[1]</sup>, which is used to change the output frequency.

The CY2XF24 comes configured for four different frequencies. At power on, the four configurations are transparently loaded into an internal volatile memory which in turn controls the PLL. The user can switch between the four frequencies through the I<sup>2</sup>C Bus. The user can also configure the CY2XF24 with new output frequencies by shifting new data into the internal memory.

Frequency margining is a common application for this feature. One frequency is used for the standard operating mode of the device, while additional frequencies are available for margin testing, either during product development or in system manufacturing test.

Note that all configuration changes made using  $I^2C$  are temporary and are lost when power is removed from the device. At power on, the device returns to its original state.


The configuration for a particular frequency is stored in a 6-byte block of memory, known as a word. The CY2XF24 has four such words, labeled Frequency Word 0 through Frequency Word 3. An additional register byte contains a 2-bit field, which selects one of the four frequency words. By writing to this Select Byte, the user can switch back and forth between the four programmed frequencies. The select byte is always defined to select Frequency Word 0 at power on.

When changing the output frequency, the frequency transition is not guaranteed to be smooth. There can be frequency excursions beyond the start frequency and the new frequency. Glitches and runt pulses are possible, and time must be allowed for the PLL to relock.

If more than four frequencies are needed, the  $I^2C$  Bus can be used to change any of the four frequency words. When writing frequency words through  $I^2C$ , users should not change the currently selected word. Instead, write one of the three unselected words before changing the select byte to select that new word.

Figure 2 shows how the frequency words are arranged and selected.

#### Figure 2. Frequency Words



# **Configuration Software**

Cypress provides CyberClocks<sup>™</sup> Online web-based software that enables users to create data values for shifting into the frequency words. This software is required because the algorithm is too complicated to describe here.

The software is located at www.cyberclocksonline.com.

The user specifies the output frequency. The software then calculates the bit stream. The bit stream is generic in the sense that it can be shifted into any of the four Frequency Words. This process is repeated for all frequencies of interest.

## **Programming Description**

The CY2XF24 is a programmable device. Before being used in an application, it must be programmed with the output frequencies and other variables described in a later section. Two different device types are available, each with its own programming flow. They are described in the follwing section.

## Field Programmable CY2XF24F

Field programmable devices are shipped unprogrammed and must be programmed before being installed on a printed circuit board (PCB). Customers use CyberClocks Online Software to specify the device configuration and generate a JEDEC (extension .jed) programming file. Programming of samples and prototype quantities is available using a Cypress programmer. Third party vendors manufacture programmers for small to large volume applications. Cypress's value added distribution partners also provide programming services. Field programmable devices are designated with an "F" in the part number. They are intended for quick prototyping and inventory reduction. The CY2XF24 is one time programmable (OTP).

## Factory Configured CY2XF24

For customers wanting ready-to-use devices, the CY2XF24 is available with no field programming required. All requests are submitted to the local Cypress Field Application Engineer (FAE) or sales representative. After the request is processed, the user receives a new part number, samples, and data sheet with the programmed values. This part number is used for additional sample requests and production orders.

# **Programming Variables**

## **Output Frequencies**

The CY2XF24 is programmed with up to four independent output frequencies, which are then selected using the  $l^2$ C interface. The device can synthesize frequencies to a resolution of 1 part per million (ppm), but the actual accuracy of the output frequency is limited by the accuracy of the integrated reference crystal.

The CY2XF24 has an output frequency range of 50 MHz to 690 MHz, but the range is not continuous. The CY2XF24 cannot generate frequencies in the ranges of 521 MHz to 529 MHz, and 596 MHz to 617 MHz.

#### Note

1. The serial interface is I<sup>2</sup>C Bus compliant, with the following exceptions: SDA input leakage current, SDA input capacitance, SDA and SCLK are clamped to V<sub>DD</sub>, setup time, and output hold time.



### Industrial Versus Commercial Device Performance

Industrial and Commercial devices have different internal crystals. This has a potentially significant impact on performance levels for applications requiring the lowest possible phase noise. CyberClocks Online Software displays expected performance for both options.

### **Phase Noise Versus Jitter Performance**

In most cases, the device configuration for optimal phase noise performance is different from the device configuration for optimal cycle to cycle or period jitter. CyberClocks Online Software includes algorithms to optimize performance for either parameter.

#### **Table 2. Device Programming Variables**

Variable				
Output Frequency 0				
Output Frequency 1				
Output Frequency 2				
Output Frequency 3				
Optimization (phase noise or jitter)				
Temperature range (Commercial or Industrial)				

## **Memory Map**

Five fields can be written through the I<sup>2</sup>C Bus. Four frequency words define the output frequency. As shown in Table 3, each of these words is a 6-byte field. When writing to a frequency word, all six bytes should be written. They may be written either as individual byte writes, or as a block write. The currently selected frequency word should not be written to. All four words are symmetrical, meaning that a 6-byte value that is valid for one word is also valid for any of the other words, and produce the same frequency.

The fifth field is the select byte, located at byte address 40h. The value written into the two least significant bits determines the active frequency word. The other bits of the byte are reserved and should be written with the values indicated in the table.

Users should never write to any address other than the 25 bytes described here.

#### Table 3. Frequency Words

Frequency Word	Byte Addresses (hex)	Word Select (Select Byte 40h)
0 10h to 15h		00
1	16h to 1Bh	01
2	1Ch to 21h	10
3	22h to 27h	11

#### Table 4. Register 40h: Select Byte

Bits	Default Value (binary)	Name	Description
7:2	000000	Reserved	Reserved. Always write this value
1:0	00	Word Select	Selects the Frequency Word to determine the output frequency. 00 selects Word 0; 01 selects Word 1; 10 selects Word 2; 11 selects Word 3

### Serial Interface Protocol and Timing

The CY2XF24 uses pins SDA and SCLK for an  $I^2C$  Bus that operates up to 100 kbits/sec in Read or Write mode. The CY2XF24 is always a slave on this bus, meaning that it never initiates a bus transaction. The basic Write protocol is as follows:

Start Bit; 7-bit Device Address (DA);  $R\overline{W}$  Bit; Slave Clock Acknowledge (ACK); 8-bit Memory Address (MA); ACK; 8-bit Data; ACK; 8-bit Data in MA+1 if desired; ACK; 8-bit Data in MA+2; ACK; etc. until STOP Bit. The basic serial format is illustrated in Figure 4 on page 5.

#### **Device Address**

The device address is a 7-bit value. The default serial interface address is 69H.

#### **Data Valid**

Data is valid when the clock is HIGH, and may only be transitioned when the clock is LOW as illustrated in Figure 5 on page 5.

#### **Data Frame**

Every new data frame is indicated by a start and stop sequence, as illustrated in Figure 6 on page 5.

START Sequence - Start Frame is indicated by SDA going LOW when SCLK is HIGH. Every time a start signal is given, the next 8-bit data must be the device address (seven bits) and a R/W bit, followed by register address (eight bits) and register data (eight bits).

STOP Sequence - Stop Frame is indicated by SDA going HIGH when SCLK is HIGH. A Stop Frame frees the bus for writing to another part on the same bus or writing to another random register address.

#### **Acknowledge Pulse**

During Write Mode, the CY2XF24 responds with an Acknowledge (ACK) pulse after every eight bits. This is accomplished by pulling the SDA line LOW during the  $N^*9^{th}$  clock cycle as illustrated in Figure 7 on page 6. (N = the number of bytes transmitted). After the data packet is sent during Read Mode, the master generates the acknowledge.



# Write Operations

## Writing Individual Bytes

A valid write operation must have a full 8-bit register address after the device address word from the master, which is followed by an acknowledge bit from the slave (SDA = 0/LOW). The next eight bits must contain the data word intended for storage. After the data word is received, the slave responds with another acknowledge bit (SDA = 0/LOW), and the master must end the write sequence with a STOP condition.

## Writing Multiple Bytes

To write more than one byte at a time, the master does not end the write sequence with a stop condition. Instead, the master can send multiple contiguous bytes of data to be stored. After each byte, the slave responds with an acknowledge bit, just like after the first byte, and accept data until the acknowledge bit is responded to by the STOP condition. When receiving multiple bytes, the CY2XF24 internally increments the register address.

# **Read Operations**

Read operations are initiated the same way as Write operations except that the R/W bit of the slave address is set to '1' (HIGH). There are three basic read operations: current address read, random read, and sequential read.

## **Current Address Read**

The CY2XF24 has an onboard address counter that retains 1 more than the address of the last word access. If the last word written or read was word 'n', then a current address read operation would return the value stored in location 'n+1'. When

the CY2XF24 receives the slave address with the R/W bit set to a '1', the CY2XF24 issues an acknowledge and transmits the 8-bit word. The master device does not acknowledge the transfer, but does generate a STOP condition, which causes the CY2XF24 to stop transmission.


## **Random Read**

Through random read operations, the master may access any memory location. To perform this type of read operation, first the word address must be set. This is accomplished by sending the address to the CY2XF24 as part of a write operation. After the word address is sent, the master generates a START condition following the acknowledge. This terminates the write operation before any data is stored in the address, but not before the internal address pointer is set. Next the master reissues the control byte with the R/W byte set to '1'. The CY2XF24 then issues an acknowledge and transmits the 8-bit word. The master device does not acknowledge the transfer, but does generate a STOP condition which causes the CY2XF24 to stop transmission.

## **Sequential Read**


Sequential read operations follow the same process as random reads except that the master issues an acknowledge instead of a STOP condition after transmission of the first 8-bit data word. This action results in an incrementing of the internal address pointer, and subsequently output of the next 8-bit data word. By continuing to issue acknowledges instead of STOP conditions, the master may serially read the entire contents of the slave device memory. When the internal address pointer points to the FFh register, after the next increment, the pointer points to the 00h register.

#### Figure 3. Data Transfer Sequence on the Serial Bus








### Figure 4. Data Frame Architecture














## Figure 7. Frame Format (Device Address, R/W, Register Address, Register Data)



## **Absolute Maximum Conditions**

Parameter	Description	Condition	Min	Max	Unit
V <sub>DD</sub>	Supply Voltage		-0.5	4.4	V
V <sub>IN</sub> <sup>[2]</sup>	Input Voltage, DC	Relative to V <sub>SS</sub>	-0.5	V <sub>DD</sub> +0.5	V
Τ <sub>S</sub>	Temperature, Storage	Non Operating	-55	135	°C
TJ	Temperature, Junction		-40	135	°C
ESD <sub>HBM</sub>	ESD Protection (Human Body Model)	JEDEC STD 22-A114-B	2000		V
$\Theta_{JA}^{[3]}$	Thermal Resistance, Junction to Ambient	0 m/s airflow		64	°C/W

# **Operating Conditions**

Parameter	Description	Min	Тур	Max	Unit
V <sub>DD</sub>	3.3V Supply Voltage Range	3.135	3.3	3.465	V
	2.5V Supply Voltage Range	2.375	2.5	2.625	V
10	Power Up Time for $V_{DD}$ to Reach Minimum Specified Voltage (Power Ramp is Monotonic)	0.05	-	500	ms
T <sub>A</sub>	Ambient Temperature (Commercial)		-	70	°C
	Ambient Temperature (Industrial)	-40	-	85	°C

## **DC Electrical Characteristics**

Parameter	Description	Condition	Min	Тур	Max	Unit
I <sub>DD</sub> <sup>[4]</sup>	Operating Supply Current	V <sub>DD</sub> = 3.465V, CLK = 150 MHz, output terminated	-	_	150	mA
		V <sub>DD</sub> = 2.625V, CLK = 150 MHz, output terminated	_	-	145	mA
V <sub>OH</sub>	LVPECL High Output Voltage	$V_{DD}$ = 3.3V or 2.5V, $R_{TERM}$ = 50 $\Omega$ to $V_{DD}$ – 2.0V	V <sub>DD</sub> – 1.15	-	V <sub>DD</sub> – 0.75	V
V <sub>OL</sub>	LVPECL Low Output Voltage	$V_{DD}$ = 3.3V or 2.5V, $R_{TERM}$ = 50 $\Omega$ to $V_{DD}$ – 2.0V	V <sub>DD</sub> – 2.0	-	V <sub>DD</sub> – 1.625	V
V <sub>OD1</sub>	LVPECL Output Voltage Swing $(V_{OH} - V_{OL})$	$V_{DD}$ = 3.3V or 2.5V, $R_{TERM}$ = 50 $\Omega$ to $V_{DD}$ – 2.0V	600	-	1000	mV
V <sub>OD2</sub>	LVPECL Output Voltage Swing $(V_{OH} - V_{OL})$	$V_{DD}$ = 2.5V, $R_{TERM}$ = 50 $\Omega$ to $V_{DD}$ – 1.5V	500	-	1000	mV
V <sub>OCM</sub>	LVPECL Output Common Mode Voltage (V <sub>OH</sub> + V <sub>OL</sub> )/2	$V_{DD}$ = 2.5V, $R_{TERM}$ = 50 $\Omega$ to $V_{DD}$ – 1.5V	1.2	_	_	V

#### Note

2. The voltage on any input or IO pin cannot exceed the power pin during power up.

Simulated. The board is derived from the JEDEC multilayer standard. It measures 76 x 114 x 1.6 mm and has 4-layers of copper (2/1/1/2 oz.). The internal layers are 100% copper planes, while the top and bottom layers have 50% metalization. No vias are included in the model. 3.

4. I<sub>DD</sub> includes ~24 mA of current that is dissipated externally in the output termination resistors.



# DC Electrical Characteristics (continued)

Parameter	Description	Condition	Min	Тур	Max	Unit
V <sub>OLS</sub>	Output Low Voltage (SDA)	I <sub>OL</sub> = 4 mA	_	-	0.1*V <sub>DD</sub>	V
V <sub>IH</sub>	Input High Voltage		0.7*V <sub>DD</sub>	-	_	V
V <sub>IL</sub>	Input Low Voltage		-	-	0.3*V <sub>DD</sub>	V
I <sub>IH0</sub>	Input High Current (SDA)	Input = $V_{DD}$	_	-	115	μΑ
I <sub>IH1</sub>	Input High Current (SCLK)	Input = $V_{DD}$	_	-	10	μΑ
I <sub>ILO</sub>	Input Low Current (SDA)	Input = V <sub>SS</sub>	-50	-	_	μΑ
I <sub>IL1</sub>	Input Low Current (SCLK)	Input = $V_{SS}$	-20	-	_	μΑ
C <sub>IN0</sub> <sup>[5]</sup>	Input Capacitance (SDA)		_	15	_	pF
C <sub>IN1</sub> <sup>[5]</sup>	Input Capacitance (SCLK)		_	4	_	pF

# AC Electrical Characteristics<sup>[5]</sup>


Parameter	Description	Condition	Min	Тур	Max	Unit
F <sub>OUT</sub>	Output Frequency <sup>[7]</sup>		50	-	690	MHz
FSC	Frequency Stability, commercial devices <sup>[6]</sup>	$T_A = 0^{\circ}C$ to $70^{\circ}C$	-	-	±35	ppm
FSI	Frequency Stability, industrial devices <sup>[6]</sup>	$T_A = -40^\circ$ to $85^\circ$ C	_	-	±55	ppm
AG	Aging, 10 years		_	-	±15	ppm
T <sub>DC</sub>	Output Duty Cycle	F <= 450 MHz, measured at zero crossing	45	50	55	%
		F > 450 MHz, measured at zero crossing	40	50	60	%
T <sub>R</sub> , T <sub>F</sub>	Output Rise and Fall Time	20% and 80% of full output swing	200	400	600	ps
T <sub>LOCK</sub>	Startup Time	Time for CLK to reach valid frequency measured from the time $V_{DD} = V_{DD}(min)$	_	-	10	ms
T <sub>LSER</sub>	Relock Time	Time for CLK to reach valid frequency from serial bus change to select bits in register 40h, measured from I <sup>2</sup> C STOP	-	-	10	ms
$T_{Jitter(\phi)}$	RMS Phase Jitter (Random)	f <sub>OUT</sub> = 106.25 MHz (12 kHz–20 MHz)	_	1	_	ps





# I<sup>2</sup>C Bus Timing Specifications<sup>[5]</sup>

Parameter	Description	Min	Max	Unit
f <sub>SCLK</sub>	SCLK frequency		100	kHz
t <sub>HD:STA</sub>	Start mode time from SDA LOW to SCLK LOW	4		μS
t <sub>LOW</sub>	SCLK LOW period	4.7		μS
t <sub>HIGH</sub>	SCLK HIGH period	4		μS
t <sub>SU:DAT</sub>	Input data setup (SDA transition to SCLK rising edge)	1000		ns
t <sub>HD:DAT</sub>	Input data hold (SCLK falling edge to SDA transition)	0		ns
t <sub>HD:DO</sub>	Output data hold (SCLK falling edge to SDA transition)	200		ns
t <sub>SR</sub>	Rise time of SCLK and SDA		300	ns
t <sub>SF</sub>	Fall time of SCLK and SDA		300	ns
t <sub>SU:STO</sub>	Stop mode time from SCLK HIGH to SDA HIGH	4		μS
t <sub>BUF</sub>	Stop mode to Start mode	4.7		μS

# **Typical Output Characteristics**







#### Notes

- Not 100% tested, guaranteed by design and characterization.
  Frequency stability is the maximum variation in frequency from F<sub>0</sub>. It includes initial accuracy, plus variation from temperature and supply voltage.
  This parameter is specified in CyberClocks Online software.



# Figure 9. 2.5V Supply and Termination to $V_{DD}$ -2V, minimum $V_{DD}$ & maximum $T_A$






Figure 10. 3.3V Supply and Termination to  $V_{\text{DD}}\text{--}2V,$  minimum  $V_{\text{DD}}$  & maximum  $T_{\text{A}}$ 







## **Measurement Definitions**




Figure 12. Duty Cycle Timing






Figure 13. Output Rise and Fall Time



# **Termination Circuits**







# **Ordering Information**


Part Number <sup>[8]</sup> Configuration		Package Description	Product Flow
Pb-Free			
CY2XF24FLXCT	Field Programmable	6-Pin Ceramic LCC SMD - Tape and Reel	Commercial, 0° to 70°C
CY2XF24FLXIT	Field Programmable	6-Pin Ceramic LCC SMD - Tape and Reel	Industrial, -40° to 85°C
CY2XF24LXCxxxT	Factory Configured	6-Pin Ceramic LCC SMD - Tape and Reel	Commercial, 0° to 70°C
CY2XF24LXIxxxT	Factory Configured	6-Pin Ceramic LCC SMD - Tape and Reel	Industrial, –40° to 85°C


# **Package Drawings and Dimensions**



0.64 TYP.

1.2 TYP.





TOP VIEW

Dimensions in mm General Tolerance: ± 0.15MM Kyocera dwg ref KD-VA6432-A Package Weight ~ 0.12 grams 9 9 0.45 REF. BOTTOM VIEW

2.54 TYP.

5

001-10044-\*\*

0.10 R REF.

TYP.

0.32 R

INDEX

Note 8. "xxx" is a factory assigned code that identifies the programming option.



## **Document History Page**

Document Title: CY2XF24 High Performance LVPECL Oscillator with Frequency Margining - I2C Control Document Number: 001-53146					
REV.	ECN NO.	Orig. of Change	Submission Date	Description of Change	
**	2704379	KVM/PYRS	05/11/2009	New data sheet	
*A	2718898	WWZ	06/15/09	Minor ECN to post data sheet to external web	

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

**PSoC Solutions** 

#### Products

PSoC	psoc.cypress.com	General	psoc.cypress.com/solutions
Clocks & Buffers	clocks.cypress.com	Low Power/Low Voltage	psoc.cypress.com/low-power
Wireless	wireless.cypress.com	Precision Analog	psoc.cypress.com/precision-analog
Memories	memory.cypress.com	LCD Drive	psoc.cypress.com/lcd-drive
Image Sensors	image.cypress.com	CAN 2.0b	psoc.cypress.com/can
		USB	psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

#### Document Number: 001-53146 Rev. \*A

#### Revised June 15, 2009

Page 12 of 12

CyberClocks is a trademark of Cypress Semiconductor Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders